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Introduction
Formal verification techniques are widely applied in the hardware design industry. Introduced in 1981, Model Checking [lo, 131 is one of the most commonly used formal verification technique in B commercial setting. However, it suffers from the state explosion problem. In case of BDD-based symbolic model checking this problem manifests itself in the form of unmanageably large BDDs 161.
This problem is partly addressed by a formal verification technique called Bounded Model Checking (BMC) [5]. In BMC, the transition relation for a complex design and its specification are jointly unwound to obtain a Boolean formula, which is then checked for satisfiability by using a SAT Most modeI-checkers used in the hardware industry use a very low level design, usually a netlist, but time-to-market requirements have rushed the Electronic Design and Automation (EDA) industry towards design paradigms that offer a very high level of abstraction. This high level can shorten the design time by hiding implementation details and by merging design layers. As part of this process, an abundance of C-like system design languages has emerged. They promise to allow joint modeling of both the hardware and software component of a system using a language that is well-known to engineers.
Severid dxfferent projects have undertaken the task of extending C to support hardware specification. HardwareC [20] from Stanford University is one of the earliest Clike hardware description languages. While not all ANSl-C constructs are offered, it provides arbiuary-length bitvector data types and an extended set of bit-vector operators. It also features inter-process communication by means of channels. It is aimed at a rather low hardware-level, resembling synthesizable RTL. The SpecC language El], developed at the University of California, Irvine, is based on ANSI-C and adds constructs for state machines, concurrency (pipelines in particular), and arbitrary-length bit-vectors. It also provides a way to modularize the design by a construct that resembles classes as offered by C++. Channels are used for synchronization and communication between modules.
Handel-C [26] , developed at Oxford University, is very similar to SpecC, including the syntax for the extensions. As SpecC, it offers concurrency, arbitrary-length bitvectors, and channels.
The languages mentioned above are all based on ANSI-C and share most features. On the other hand, SystemC 1291, promoted by several companies in the EDA industry, is based on C++. Like the C-based languages, SystemC offers extensions to allow arbitrary-length bit-vectors and constructs for modularization and inter-process communication. As a distinguishing feature, it offers four state logic signals as found in Verilog. It also supports low-level hardware concepts such as multiple drivers for a single signal.
Some fragments of these languages are synthesizable, and thus alIow the application of netlist or RTL-based formal verification tools. However, the higher abstraction levels offered by most of these languages are not yet amenable to rigorous, formal verification. This is caused by the high degree of asynchronous concurrency used by the models, which requires thread interleaving semantics. As languages like SpecC are closer to concurrent software than to a traditional hardware description, we propose to address this verification problem using techniques from software verification.
The effectiveness of model checking for software is severely constrained by the state space explosion problem, and much of the research in this area is targeted at reducing the state space of the model used for verification. One principal method in state space reduction of software systems is abstructian. Abstraction techniques reduce thk program state space by mapping the set of states of the actual system to an abstract, and smaller, set of states in a way that preserves the actual behaviors of the system. If the abstraction turns out to be too coarse, it has to be refined.
-The abstraction refinement process has been automated by the Counterexaniple Guided Abstraction Rejnemenr paradigm [21, 8, 21, or CEGAR for short. One starts with . a coarse abstraction, and if it is found that an error-trace reported by the model checker is not realistic, the error trace is used to refine the abstract program, and the process proceeds until no spurious error traces can be found.
Predicate abstraction of ANSI-C programs in combination with counterexample guided abstraction refinement was introduced by Ball and Rajamani [2] and promoted by the success of the SLAM project [3]. The goal of this project is to verify that Windows device drivers obey API conventions. The abstraction of the program is computed using a theorem prover such as Simplify [14], and thus, SLAM models the program variables using unbounded integer numbers. Overflow or bit-wise operators are not modeled. As the property of interest mainly depends on the control flow and not on the data computed, this treatment is sufficient.
While the origina1 work covers sequential programs only, the idea was extended to concurrent programs in 171, The threads are abstracted to labeled transition systems that communicate using shared events. As in the SLAM project, the abstraction is performed assuming unbounded integer numbers.
However, SystemC, SpecC and Handel C all offer an extensive set of bit-wise operators, which are not supported by this approach. At the system-level, the use of these bit-level constructs is ubiquitous. Furthermore, the languages allow the use of shared variables for communication between pro-cesses. This is not supported efficiently by the approach presented in [7].
An algorithm that preserves the bit-vector semantics during predicate abstraction is presented in [ 121: A SAT solver is used to compute an abstraction of an ANSI-C program. The approach support all ANSI-C integer operators, including the bit-wise operators. The technique is described for sequential programs only, while languages like SpecC encourage the use of concurrency.
Contribution This paper describes how to use SAT-based predicate abstraction as introduced in [ 121 to verify a concurrent SpecC system description. Each thread of control is abstracted separately. The abstractions preserve the bitvector semantics of SpecC, and all SpecC bit-vector operators are supported. OptionaIly, a low-level design (circuit level) may be added, which is also abstracted using SATbased predicate abstraction. The abstractions of the individual threads and the optional low-level design are then composed and checked using conventional BDD-based symbolic model checking. The paper also describes the simulation and abstraction refinement process.
The low-level design may be used for two purposes: 1. The low-level design can be used to check refinement, i.e., that both the low-level and the high-level design implement the same behavior.
2.
The low-level design can be used as an addition to the high-level design. The aigorithm can then check safety
properties on tlus combination. The low-level design can represent the hardware, while the high-level design represents the software component of a system.
Related Work
To the best of our knowledge, this work is the first to apply predicate abstraction to SpecC or any similar system-level language.
There are tools that take a C program in a specific form as input and translate it into a circuit. The circuit can then be used for property checking or can be compared to other circuits using standard equivalence checkers, as done by Shrkria et al.
[30]. However, the C program has to be very similar to the circuit, e.g., they must share the same registers and must perform the computations in the same number of steps. Thus, it cannot be a high-level model such as we examine. Matsumoto, Saito, and Fujita compare two SpecC hardware descriptions [23]. First, the differences are identified syntacticaIly, and then compared using symbolic simulation. The method also assumes very strong similarity of the two descriptions. No abstraction is performed.
In [18] , Bounded Model Checking (BMC) [5, 41 is applied to both a circuit and an ANSI-C program. The approach is restricted to sequential ANSI-C programs, no sup-port for concurrency is provided. Furthermore, no attempt is made to abstract the program or the circuit, which limits the capacity of the method. AIso, Bounded Model Checking only shows the absence of inconsistencies up to a given bound. h order to guarantee the absence of any inconsistencies, the bound has to be larger than rhe Completeness Threshold [19], which is too large for many industrial designs.
The concept of verifying the equivalence of a software implementation and a synchronous transition system was introduced by Pnueli, Siegel, and Shtrichman [27]. Since the target code is generated automatically by a compiler, the C program is assumed to have a specific form.
Clarke et al.
[ 1 11 use SAT-based predicate abstraction for the verification of control intensive systems arising from the hardware domain. They propose a lazy abstraction refinement algorithm to identify the predicates relevant to the verification of the given property. In contrast to our work, very low level designs in the form of netlists are verified.
In [ 171, an aIgorithm for model checking safety properties of concurrent software was applied for automatic race detection in multithreaded C programs. However, their analysis does not cover hardware-like bit-vector manipulation. Qadeer et a1.
[28] present an algorithm for computing summaries of procedures for multi-threaded programs. The summary of a procedure P represents the effect of P on a a true superset, SpecC covers the complete set of ANSI-C constructs. In addition, SpecC supports concepts essential for the design of embedded systems, including structural hierarchy, concurrency, communication, synchronization, state transitions, exception handling, and timing.
Syntactically, a SpecC program consists of a set of behavior, channel, and interface declarations. A behavior is similar to a C++ class with a set of ports, a set of instantiations of child behaviors, and a set of variables and functions. A behavior can be connected to other behaviors or channels through its ports. A channel is a class that encapsulates communication and provides a method for process synchronization. An interface provides a flexible link between behaviors and channels.
SpecC extends the ANSI-C syntax with several constructs for concurrent programming with asynchronous interleaving semantincs. Since the focus of this paper is making the concurrent SpecC programs amenabIe to venfication, we describe the informal meaning of these constructs next:
The par construct specifies concurrent execution. It is used to split the current thread by starting the concurrent execution of the various child threads. The execution of the par construct completes when all the child-threads have terminated. particular input-state. If P is called from two different places but with the same input state, the work done in analyzing the first call is reused for the second, They also present a model checking algorithm that uses the summaries. However, no experimental evaluation was given in the paper. 0 The w a i t construct suspends the execution of the current thread until a given event occurs. If more than one event is specified, the w a i t construct follows either OR or AND semantics. The OR semantics mean that the wait construct suspends the execution of the cur-
Outline
In section 2, we provide a background on SpecC, and describe how we prepare the SpecC program for verification. Section 3 formalizes the semantics of the synchronization constructs. We describe the abstraction and refinement process in section 4, and provide experimental data in section 5.
SpecC

Introduction
The SpecC language [I51 is a modeling language for the specification and design of digital embedded systems at the system level. System-level design is a methodology for specification and design of systems that include both hardware and software components. The process of system design begins with a high-level specification which specifies the functionality as well as the performance, power, cost and other constraints of the intended design.
The SpecC language is an extension of the C programming language and is based on the ANSI-C standard. As rent thread until at least one of the events occurs. The AND semantics mean that the wait construct suspends the execution of the current thread until all the given events have occured. A particuIar ordering is not required.
a The notify construct generates the events specified as arguments. The execution of all threads, which are currently waiting on these events, is resumed.
The functions defined for a channel class have an implicit locking mechanism. Only one thread is allowed 'to execute the channel code of a particular instance of the channel. The lock is released while the channel waits for events. We model this implicit synchronization construct using explicit lock and unlock commands.
An event has a special type called the event type. Note that an event does not have a value and can be used only with certain constructs such as wait and n o t i f y .
Example 1: The SpecC program of Fig. 1 shows the use of the w a i t and not i f y constructs described above. The event e ; int x;
example consists of a Main behavior, behavior A, and a behavior B. The Main behavior uses the par construct to start concurrent execution of the main functions of behaviors A and B, where A sends data to B via the global variable x. In order to ensure that B reads the value of x only when A has produced it, E waits for the event e to be generated by A.
In the example above, the use of the synchronization constructs w a i t and n o t i f y ensures that for any possible interleaving of the statements in thread A and thread B, the data wit1 transfer correctly from A to B. That is, even if A were to generate the event e before B starts waiting for e, B will eventually get the event sent by A and wili read the data correctly.
Informally, the synchronization semantics described in the SpecC standard require that the events generated are collected until no active thread is available for execution. Once all the threads are either suspended due to a w a i t statement or terminated, the set of generated events is delivered to the waiting threads, activating those threads that were waiting on any of them. 'This is why in the example above B is guaranteed to receive the event send by A. 
Pre-Processing
In this section we describe the steps used to simplify the given SpecC program. We assume that the given SpecC program does not use recursion and hence there is no dynamic thread creation either.
First, we flatten the class-like constructs offered by SpecC, i.e., the behaviors and channels. While flattening the channels, we make the implicit locks explicit by adding l o c k and unlock statements. This is followed by the removal of side effects, thatk, pre-and post-increment operators, the assignment operators, and the function calls. This is done by inuoducing temporary variables and inlining of function calls. We then replace the break, continue, i f , for, while, and do while statements by equivalent guarded goto commands.
After these steps, the program contains only guarded goto, assignment, wait, notify, lock, unlock, and par statements. The next step is to statically create the threads that can be active during the execution of the given program. This is done by iterating over the par statements in the given program. For example, let the main thread contain a par statement which starts the concurrent execution of the threads of type A and B. Let A contain a par statement which starts two threads of type B and C. We assume that B and C do not contain any more par statements. The resulting par graph is shown in Fig. 2(A) .
The par graph shows that there xe two threads of type B which can be concurrent at the same time. For the static creation of the threads we need to distinguish between these two instances of B. This is done by performing depth first search (DFS) and assigning a distinct number called threadnuniber to each node in the par graph, The result is shown in Fig. 2(B) . After assigning the thread numbers, we create five static threads, which are main, A, 8 3 , 35, and C .
The threads B3 and B5 are the two instances of thread B indexed according to their thread-numbers. We do not index the threads main, A, and C, because here is only one instance of these threads in Fig. 2(B) .
After the creation of static threads we replace the par statements using w a i t and n o t i f y statements. For example, consider the main thread of Fig. 2(B) . It starts the concurrent execution of the threads A and Bg. In order to replace this par statement, we introduce four global events startl, startz, donel, and done2 into the system. The changes made to the code of the main, A, and Bs threads are shown in Fig. 3 . The par statement in the main thread is replaced by the following statements:
The statements wait srartl and wait start2 are added to the begining of A and 8 5 , respectively. These statements ensure that the threads A and B5 will wait for the m a i n thread to start them by generating the events s r a q and sfarrz, respectively. Similarly, the statements notify donel and no ti f y dona2 are added to the end of A and B5, respectively. These events signal the m a i n thread that the threads A and I35 have completed their execution. This in turn enables the main thread to resume its execution. The g o t o statements at the end of the threads A and E5 in Fig. 3 cause A and Bs to starl waiting again for the events smrl and srart2, respectively. This is required if the par statement of the main thread was inside a loop. The guards of the goto statements in Fig. 3 are assumed to be vue.
The program obtained after applying the simplifications described above consists of a set of static threads. Each thread consists of only guarded goto, assignment, and the four synchronization statements. We assume that the given program P has already been pre-processed as described in section 2.2. Let {PI,. . . , Pn,} be the set of the static threads present in P. A Henceforth, we assume that i, j range over the thread indexes, that is i, j E { 1,. . . ,m}.
Formal Semantics
Initially, the program counter for each thread is set to one and all event bits ei are set to fake. Thus, the sei of initial states I is defined as folIows: 
eqvars(s:s') := Vv E V . v(s) = v(d)
We use eqevents(s? Y') to denote that the values of all the event bits do not change in the transition from s to s'. We assume that in each transition exactly one thread executes one statement atomically. This assumption is justified later in this section. Let T ( s , i ) denote the statement executed in the state s by pi. The function S(s,s',i) is defined by a case split on the statement T(s, i). We have the following cases:
eyeverzts(s,s')
If T(s,i) is a guarded goto statement of the form (goto,g,l) , then the value of the program counter pci is changed according to the value of the boolean condition g in the states, which is denoted by g(s). If g(s) is true, then the program counter is set to I , otherwise the program counter is simply incremented. The values of the variables and the values of the event bits remain unchanged. where W is a set of events, then the thread P; waits until all the events in W have been generated (AND semantics). In order to test if an event e has been generated, the thread 6 checks the event bit e,. If all the event bits ei with e E W are true, all the events in W have been generated. In this case, the program counter for e is incremented and the event bits ei with e E W me reset to false. The values of the other event bits remain the same. We denote the set of other event bits by E' with E' = €\{e& E W). If not all the events in W have been generated yet, then the program counter for Pi remains unchanged. The values of all the event bits remain unchanged. In both the cases, the values of all the variables remain unchanged.
eqvars(s, s') A eqpvenrs(s, s')
The treatement of the w a i t statement with OR semantics is similar.
If T(s, i) is a notify statement of the form (not i fy,W), where W is a set of events, then for every event e f W, we set the event bits ej for all j (1 5 j 5 m) to true. This ensures that any thread P, that was previously waiting for an event e E W will now find the corresponding event bit ej to be true. This also allows notify e to match with wait e even if w a i t e occurs later. : e j ( s ' ) ) A (Ye 4 w V j : e j ( s ) = ej(s') ) A (Pci(s') = pci(s) + 1) ~equars(s,s'j Our definition of the transition relation assumes that in each transition exactly one thread executes one statement atomically. However, the SpecC standard does not guarantee atomicity for the execution of any portion of the concurrent code. The SpecC standard requires that for concurrent threads to be cooperative, the threads need to be synchronized at the point of communication.
G(s,s',ij := ('de E W 'dj
If the given program is not synchronized properly, the following situation might arise: thread P I , executing the assignment statement x := y, is preempted by another thread P2, which starts writing to y . As a result of this, x might get a value with bits from both the old and the new value of the variable y. This situation is commonly referred to as the read write (RW) conflict between two concurrently executing threads. A situation similar to this is the write write (WW) conflict which arises when two threads attempt to write to a shared variabIe simuItaneousIy.
Both RW and WW conflicts are undesirable, as they make the program unsafe. Therefore, before taking a transition out of a state s, we first check for a potential RW or WW conflict in the state s. In order to do this, we compute for each thread Pi the set of variables it can read and write in the state s. We denote these sets by read(i,s) and wrire(i,s) , respectively. The presence of a RW or WW conflict can be cast as the following safety property: , atontic execution of the statements) .
CIaim 1 Assunzing that the execution is free of RW and WW con~icts, any state s reachable by executing k sratenzcnts usiitgfull interleaving semantics (that is, no atonricit)l) is also reachable by K transitions using irtterleuvings only between stureiiients (thar is
This claim is shown by induction on k.
Claim 2 If there is U conjicr state s reachabZe using full interleaving 
semantics, it is also reachuble using interleavings only between statenzenrs.
This claim is also shown inductively. It allows us to conclude that it is sufficient to check for possible RW or WW conflicts before the execution of a statement. It is not necessary to consider any interleavings within the statement.
Computing the Abstraction
computation of @ easier. This is common for the abstraction of both circuits and programs.
The abstraction of a safety property PIX) is defined as follows: for the property to hold on an abstract state 2, the property must hold on all states x that are abstracted to f.
&a) :
vx E s : ( a ( . ) 
The same abstraction is also used for the initial state predicate. Thus, if P holds on all reachable states of the abstract model, P also holds on all reachable states of the concrete model.
Predicate Abstraction 4.2. SAT-based Abstraction
We verify the SpecC program using counterexample guided abstraction refinement (CEGAR). We perform a predicate abstraction [ 161, i.e., the variables of the program are replaced by Boolean variables that correspond to a predicate on the original variables.
The first step is to obtain an initial abstraction. This abstraction is then checked using a symbolic model checker. We perform a safe abstraction, i.e., if the property holds on the abstract model, we can conclude that it also holds on the concrete model. If the property does not hold on the abstract model, we expect the model checker to provide a counterexample. This abstract counterexample is then simulated on the concrete model. This step corresponds to Bounded Model Checking on the concrete model with additional constraints that are derived from the abstract counterexample.
If the simulation is successful, we obtain a concrete counterexample from the Bounded Model Checker, which can be given to the user to aid in finding the cause of the flaw. If the simulation fails, the abstract counterexample is spurious, and the abstraction has to be refined.
Formally, we assume that the algorithm maintains a set of n predicates P I , , . . ,pn. These predicates are global, i.e., the abstract model onIy contains one set which is used by a11 the threads. The predicates are functions that map a concrete state x E S into a Boolean value. When applying all predicates to a specific concrete state, one obtains a vector of n Boolean values, which represents an abstract state f. We denote this function by 01(x). It maps a concrete state into an abstract state and is therefore called an abstrucrion function.
We perform an existential abstraction [9], i.e., the abstract model can make a transition from an abstract state 2 to 2' iff there is a transition from x to x' in the concrete model and x is abstracted to A and a' is abstracted to f . We call the abstract product machine f, and we denote the transition Note that in practice, additional transitions are often added to the abstract transition relation in order to make the Most tools using predicate abstraction for software verification use general-purpose theorem provers such as Simplify [14] to compute the abstraction. This approach suffers from the fact that errors caused by bit-vector overflow may remain undetected. Furthermore, bit-wise operators are usualIy treated by means of uninterpreted functions. Thus, properties that rely on these bit-vector operators cannot be verified. However, we expect that systemlevel SpecC models typically use an abundance of bit-wise operators, and that the property of interest will depend on these operations.
In [ 121, the authors propose to use a SAT solver to compute the abstraction of a sequential ANSI-C program. This approach supports all ANSI-C integer operators, including the bit-wise operators. It is used to abstract the assignment statements and the guards of the guarded goto statements. No abstraction is done for the w a i t and n o t i f y statements. They are copied into the abstract model directly u5ing the event bits (section 4.3).
Assignment Statements In order to abstract an assignment statement v : = exp, it is transformed into an equality 11' = exp. The primed version of a variable denotes the value of the variable in the next state. This equality is conjoined with equalities that define the next value of any other variable 14 f V\{v) to be the current value. Thus, only the value of the variable 1' in the assignment statement changes.
This equation system is denoted by T, is denotes the vector of all variables in V.
~( i j , $ )
The abstract transition relation !B(f,2') relates a current state f (before the execution of the assignment) to a next state i ' (after the execution of the assignment). It is defined using a as follows:
{(&Y) I ~v,T' : (a(3) = 2) A T(v,T') A (cr(d) = Y ) }
We compute B using SAT-based Boolean quantification, as described in [12]. The result is DNF over the predicates.
Branching Conditions
The expressions used in the branching conditions of the program are ideal candidates for predicates, and thus, the branching condition will often be a Boolean combination of predicates. If this is so, the branching conditions are simply replaced by their corresponding Boolean variables. If not, the expression is abstracted using SAT in analogy to an assignment statement.
Checking the Abstract Model -
The abstraction process above results in one Boolean program for each thread. The programs share the predicates, but each thread has individual state bits to store the events. No attempt is made to abstract the event structure. We rely on the model checker to explore the possible interleavings of the individual threads. In order to check the abstract model, we use SMV.
The wait and the n o t i f y statements present in the static threads are directly translated to the SMV statements using the semantics described in section 3. For example, consider a program with only two threads PI and 9. Let PI contain a w a i t e statement and let 4 contain a n o t i f y e statement. In order to translate these statements to SMV, two event bits el and e2 are introduced into the SMV model. Let I1 and 12 denote the program counter values at thew a i t e statement in PI and the n o t i f y e statement in P2, respectively. The SMV statements generated for w a i t e statement in PI are as follows: The SMV statement generated for the notify e statement in Pz, is as follows: TRANS pc2 = 12 + next(e1) Anext(e2) As described in section 3, it is not necessary to consider all possible interleavings if one checks for possible conflicts before the execution of the statements. We merge multiple assignment statements into one basic block and abstract this block into one abstract transition, and thus, we eliminate the interleavings within a basic block. This requires that any conflict between any pair of statements in the basic blocks that are about to be executed has to be detected. The set of variables read and written until the end of the basic block can easily be computed statically. We use these sets to detect a potential Rw or ww conflict among the threads that are ready to be executed by means of an SMV SPEC statement.
Simulation and Refinement
If the property does not hold on the abstract model, SMV returns a counterexample trace. This trace is then checked on the concrete model.
Let the counterexample trace have k steps. Each step is performed by a particular thread, and corresponds to a particular statement in the concrete program. We use the thread schedule (interleaving) of the abstract trace as given by SMV for the simulation. No attempt is made to find alternate thread schedules.
The simulation requires a total of k SAT instances. Each instance adds constraints for one more step of the counterexample trace. We denote the value of the (concrete) variable Y E V after step i by vi. All the variables 11 E V inside an arbitrary expression e are renamed to vi using the function pi (.). and is built inductively as follows: &I (for the empty trace) is defined to be true. For i 2 1, Zj depends on the type of statement of state i in the counterexample trace. Let pi denote the statement executed in the step i. If step i is a guarded goto statement, then the (concrete) guard g of the goto statement is renamed and used as conjunct. Furthermore, a conjunct is added that constraints the values of the variables to be equal to the previous values:
The SAT instance number i is denoted by pi = (goto,g,l) --+ & := zi-1 Ap;(g) A r\ Uj = uj-] ItEV If step i is an assignment statement, the equality for the assignment statement is renamed and used as conjunct:
If step i is a n o t i f y or w a i t statement, the variables are not changed.
IfEV
The formal definition of Ti for wait statements is done analogously.
Note that in case of assignment, wait, and n o t i f y statements, T i is satisfiable if the previous instance Zi-1 is satisfiabIe. Thus, the check only has to be performed if the last statement is a guarded goto statement. If the last instance & is satisfiable, the simulation is successful and a bug is reported. The satisfying assignment provided by the SAT solver allows us to extract the values of all variables along the trace. If any SAT instance is unsatisfiable, the step number and the guard that caused the failure are passed to the refinement algorithm.
Refinement If the abstract counterexample cannot be simulated, it is an artifact from the abstraction process and the abstraction has to be refined. This is done by computing the weakest precondition of the guard g that caused the last SAT-instance Z to be unsatisfiable. The weakest preconditions are computed following the simulation trace as built in the previous section, and thus, the computation may include statements from multiple threads. The new predicates obtained from these weakest pre-conditions are added to the global set of predicates. This ensures that in future abstractions, this particular spurious counterexample will not occur.
Experimental Results
We report experimental results for synthetic benchmarks to evaluate the scalability of the approach with respect to the size of the program, the number of threads, and the number of predicates required to prove or disprove the property. The experiments are performed on a 1.5 GHz AMD machine with 3 GB of memory running Linux.
The benchmark results are given in table I. The P I P E benchmarks is a series of instances of a pipeline that simply passes data though. The number denotes the number of pipeline stages. Each pipeline stage is modeled as a separate thread. A separate event for each stage is used to synchronize the communication of the threads. The property used asserts that the data that was put in the pipeline matches the data that comes out of the pipeline. The runtime includes the time for the abstraction refinement. The table shows the total time and the time spent in the model checker checking the abstract model. On this benchmark, the run-time is clearly dominated by the time required for checking the abstract model. Thus, we experimented with two different implementations, CMU SMV and NuSW. NuSMV clearly outperforms CMU SMV, and therefore we only report the NuSMV time. Both model checkers show exponential runtime in the number of threads.
The PRED n benchmarks require n predicates and refinement iterations to show the property. While the abstraction scales well with the number of predicates, the model checker quickly becomes the bottleneck.
The ALUPIPE benchmarks use a SpecC program that models a shallow pipeline (just two or three stages). However, they make extensive use of bit-wise operators (arithmetic, slicing, concatenation). E.g., the program computes the result of an addition in multiple steps. The property is an assertion that checks the result computed by the pipeline.
These benchmarks require many predicates, and thus, the run-time is dominated by the abstraction phase.
Conclusion
An abundance of formal verification tools are available for the verification of hardware given in RTL or as a netlist.
However, there is little support for formal verification for system level languages such as SpecC. We presented an algorithm for rigorous, formal verification of SpecC programs. The algorithm models the bit-vector semantics of the language accurately, and provides full support for the concurrency and synchronization constructs offered by the language.
The method uses counterexample guided abstraction refinement to obtain a safe predicate abstraction of the SpecC program. The abstraction is done using SAT, which enables support for all bit-vector operators. The experimental results indicate that the verification of the abstract model can be a bottleneck if many threads are used. Future research will investigate the use of partial order reduction on these abstract models [22]. We are also investigating the use of explicit state and SAT-based model checkers. 
